Abstract--A topology that can quickly eliminate pole-topole DC faults for a bipolar modular multilevel converter based HVDC (MMC-HVDC) is proposed in this paper. The additional thyristors are augmented to each half-bridge submodule, which will be reconfigured to form a bypass line commutated converter (LCC). The bypass LCC can be paralleled with one pole of bipolar MMC-HVDC through a hybrid switch. By outputting an inverse voltage, the bypass LCC can eliminate the DC fault quickly. The tripped sequence of the hybrid switch is designed based on the poleto-pole DC fault current characteristic of the bypass LCC. Afterward, the expressions of the DC fault current are then deduced. The simulation results of the pole-to-pole DC fault case obtained by PSCAD/EMTDC are used to verify the effectiveness of the proposed scheme.
I. INTRODUCTION
In recent years, modular-multilevel-converter-based HVDC (MMC-HVDC) have received much attention given its inherent salient features, such as high modularity, excellent harmonic spectra, low switching frequency, very high efficiency, and small filtering component size [1] [2] [3] . However, the basic MMC structure of MMC-HVDC, which is built out of half-bridge submodules (HBSM), is endangered by the DC voltage dip under faulty conditions, especially pole-to-pole DC faults. In this case, without additional circuitry, the semiconductor devices of halfbridge MMC (HB-MMC) may be damaged by the uncontrollable high current rushing through the freewheeling diodes into the DC side. Moreover, the short circuit fault current cannot be extinguished naturally due to the diode freewheeling effects, which only increase the difficulty of clearing the DC fault [4, 5] .
The DC fault current is generally suppressed by using a current limiter and removed by using an AC circuit breaker [6] [7] [8] . However, this scheme only extends the time of fault isolation and stops the entire MMC. In [9, 10] , a superconducting fault current limiter (SFCL) was proposed to suppress the DC fault current effectively. However, SFCL cannot be easily realized and promoted in many occasions. Using a DC circuit breaker (DCCB) is considered a favorable solution for the fault ride-through protection of the MMC-HVDC system [11] [12] [13] . Given that no natural current zero crossing occurs in DC systems, building DCCB requires the dissipation of energy stored in the DC circuit, thereby resulting in excessive heating and restricted reclosing. Moreover, the MMC station must handle the fault current until the full DCCB operation cycle elapses. Therefore, bypasses and large DC chokes may still be required [14] . In [15] , a DC fault isolation scheme that integrates MMC with DCCB was proposed and DC side absorption branches were established. The energy stored in the DC circuit and MMC can be absorbed and then cut-off by DCCB. However, these technologies are costly and not mature enough for high-voltage and high-power applications [14, 16] .
Another alternative approach is using modified MMC topologies with DC fault handling capability [17] . These topologies include the full bridge submodule (FBSM) [2, [18] [19] , clamp double submodule (CDSM) [20] , selfblocking sub-module (SBSM) [21] , and diode-clamped submodule (DCSM) [22] . FBSM can extinguish fault current in any direction by blocking all insulated-gate bipolar transistors (IGBTs). However, under the same voltage levels, the number of power devices required in FBSM-MMC is twice larger than that required in HBSM-MMC, thereby leading to higher power loss and initial investment. The CDSM, which is equivalent to two HBSMs working in normal operations, can greatly reduce the number of power devices compared with FBSM [17] . However, given that the two submodules in CDSM have different connections during the normal operation and fault blocking periods, their structures exhibit some coupling that increases their control complexity. In addition, the energy stored in the DC system is mainly absorbed by the capacitor after blocking, which greatly increases the capacitance voltage and extends the blocking time. Series-connected clamp double submodules were proposed accordingly to address these defects [23] . However, the damping resistor needs to be connected in series with the clamp diode of the CDSM, thereby increasing the cost to some extent. SBSM only augments one IGBT on each HBSM, which will further reduce the number of power devices and the complexity of the system compared with FBSM and CDSM. However, for MMCs that are connected in series by multiple SBSMs, to cut-off the DC fault current, the additional IGBT on each bridge arm must be blocked at the same time. Otherwise, the IGBT may be burned due to the voltage difference between the MMC AC terminal and DC circuit. A DCSM comprising three IGBTs, four diodes, and two capacitors was also built to reduce the number of power devices. This scheme outputs four levels by controlling the on and off state of the IGBT. However, DSCM demonstrates a poor blocking ability in the case of a reverse fault current.
In this paper, additional thyristors are reconfigured to form a bypass LCC for the DC fault isolation of HB-MMC. This scheme is similar to the DC fault interruption concept used in LCC-HVDC and hybrid HVDC transmission systems. This paper has two key contributions. First, the proposed topology only augments one thyristor to each HBSM and forms the bypass LCC to eliminate the DC fault given its ability to output an inverse voltage. This scheme not only greatly suppresses the DC fault current but also shows a relatively faster fault elimination speed and lower additional cost and power loss compared with the traditional DC fault isolation scheme. Second, the tripped sequence of the hybrid switch is designed according to the pole-to-pole DC fault current characteristic of the bypass LCC. The firing angle of the bypass LCC and the conduction resistance of the hybrid switch are also designed to bypass LCC successfully.
The rest of this paper is organized as follows. Section II introduces the components and topology of the proposed DC fault isolation scheme. Section III designs the tripped sequence of the bypass LCC to make the DC fault isolated successfully. Section IV verifies the effectiveness of the proposed isolation scheme by constructing a PSCAD/EMTDC simulation model. Section V concludes the paper.
II. A HYBRID BYPASS TOPOLOGY WITH LCC AND MMC
Thyristors are robust devices with proven reliability and high pulse current capability that can also act as switches when a DC fault occurs. Such characteristics of thyristors were fully utilized in [24, 25] in developing the doublethyristors method, whose topology and current path are illustrated in Fig. 1a . By employing double thyristor switches, the freewheeling effect of diodes is eliminated and the DC fault current is allowed to freely decay to zero. Therefore, the DC arc can be naturally extinguished and the insulation on the short-circuit point can be restored [25] . This method converts the DC fault into an AC short circuit of the AC grid through MMC arms by thyristors switch. The AC short-circuit current can be cleared by simply turning off all thyristor switches. Given that the circuit breakers are not tripped during fault clearance, the MMC can immediately and automatically rebuild the DC voltage and restart the power transmission. However, this practice of connecting a thyristor across the terminals of each HBSM only partially bypasses the vulnerable freewheeling diode and rips the thyristor off the phase control capability.
If the phase control capability of thyristors can be fully utilized, then a reverse voltage can be generated by regulating the firing angle to > /2. The additional thyristors used in the double-thyristors method are then rearranged. Specifically, these thyristors are connected with the MMC submodule in parallel to form a bypass LCC branch as shown in For the additional thyristors, the requirement is that it needs to be assembled in each submodules. If this requirement can be satisfied, the parameters of each submodule are the same. This will simplify the design of submodule. Besides, the smaller difference among different submodules will make the control easier. Moreover, when each thyristor is assembled in each HBSM, the manufacturing is facilitated. Therefore, one thyristor for one SM is more reasonable than other schemes. A more detailed scheme will be presented in the next section.
The phase control capability of the thyristor can be recovered when the HBSM is reconfigured such that the bypass thyristor terminals are separated from the SM terminals. Each HBSM power module becomes four terminals and the thyristor voltage can be optionally clamped to the cell voltage by using diodes. In this way, the thyristors per phase arm can independently form a controlled rectifier valve. The HB-MMC station evolves into a primary converter bridge (HB-MMC) and bypass the LCC outside of the conduction path in the steady state. To further reduce the cost, the bypass LCC can be augmented at just one pole of the bipolar MMC-HVDC. The bypass LCC and MMC are then connected in parallel through a hybrid switch. During a DC fault, the MMC is completely expelled via the switching operation, whereas the bypass LCC forces retard (by applying a firing angle of greater than 90 ) to output the inverse voltage to the DC side.
III. BYPASS-LCC-BASED FAULT ISOLATION SCHEMES
A. Tripped sequence of bypass LCC Fig. 2 illustrates the proposed topology of MMC and the bypass LCC in parallel connection. This topology includes an additional fast mechanical switch (FMS) and a low voltage commutation switch (LVCS) to protect the MMC during the pole-to-pole DC fault. The hybrid switch refers to the association between FMS and LVCS as depicted in Fig. 2a . LVCS is formed by the parallel connection among the IGBTs, metal oxide arrester (MOA), and snubbing circuit. MOA can prevent a transient overvoltage and protect the LVCS. Meanwhile, the snubbing circuit absorbs the voltage and the current peak during the IGBT switching process. During a normal operation, the IGBT of LVCS is in the conducting state, while the voltage across the LVCS acts as the charging voltage of the capacitor. The FMS is equipped with a no-airextinguishing ability and is shut off when the current that passes through the switch is equal to 0. The different branch currents of the proposed topology during a DC fault are displayed in Fig. 3 , where idc is the DC fault current, while iLVCS and iLCC denote the currents passing through the LVCS and bypass LCC, respectively. Some key points during the DC fault are explained as follows.
1) t0: Pole-to-pole DC fault occurs. The submodule capacitor discharges to the DC side. The DC bus voltage decreases, and the fault current rapidly increases. The interval t0~t1 denotes the time of DC fault detection and recognition.
2) t1: The DC fault is detected by the control system of MMC-HVDC. The control system then sends the closing signal to the submodule, and the submodule is subsequently bypassed. The capacitor in the submodule stops discharging, and the control system applies the trigger signal to LCC at the minimum firing angle (close to 0°). Given that the MMC loop has bridge arm inductance and MOA resistance, the resistance in the bypass LCC loop is smaller than that in the MMC loop. Therefore, the AC grid mainly outputs voltage to the DC side through the bypass LCC.
3) t1': The IGBTs in LVCS are shutoff. The interval t1~t1' denotes the margin time that is preserved for triggering the LCC before shutting off the IGBTs. At interval t1'~t2, the inductance current of the MMC bridge arms will decay to 0. The energy stored in the inductance of the MMC bridge arm will then be dissipated through the parallel connection MOA in LVCS. The attenuation time of this stage is determined by the MOA resistance. 4) t2: The inductance current in the MMC bridge arm decays to 0, and the current passing through the FMS is equal to 0. At this time, the control system will send the shutoff signal to FMS.
5) t3:
The FMS is in the open position. After the control system detects this state, a trigger signal is sent to bypass the LCC again and the firing angle exceeds 90°. The bypass LCC will output the inverse voltage and force retard to the inverter mode. Therefore, the energy stored in the DC circuit will be transformed to the AC side. 6) t4: The fault current at the DC side decays to 0, and then the firing angle of the LCC will be changed immediately to avoid forming the inverse current. 
B. Analysis of equivalent circuit and deduction of the DC fault current expressions
If the bypass LCC is reconstructed at the positive pole of the bipolar MMC-HVDC, then the fault clearance process can be divided into the bypass LCC shunting and outputting inverse voltage stages. The equivalent circuit of the bypass LCC shunting stage is illustrated in Fig. 4a , where Rm is the conduction resistance of MOA. To simplify the analysis, RD and Ra are neglected here. In this stage, the AC grid stops feeding in current to the DC shortcircuit fault point through MMC. The inductance current of the MMC bridge arm passes through the hybrid switch (MOA) and the DC transmission line before eventually attenuates to 0. Meanwhile, the DC fault current passes through the bypass LCC. Therefore, this stage can be divided into two branches. For the equivalent circuit illustrated in Fig. 4a , the DC fault current can be expressed as equation (1) during t'1<t<t2. Meanwhile, for the circuit illustrated in Fig. 4b , the DC fault current can be expressed as equation (2) when t3<t<t4.
where idc is the DC fault current, and UL-M is the output voltage difference between the bypass LCC at the positive pole and the MMC at the negative pole. The time domain
expression of the DC fault current can be further expressed as
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where Id0 is the initial current in the bypass LCC shunt stage, and I′d0 is the DC fault current at t3. At interval t3<t<t4, the condition of UL-M<0 will be satisfied until the DC fault current attenuates to 0. The firing angle of the bypass LCC must be changed when the DC fault current decays to 0. In accordance with equation (2), the relationship between the DC fault current and circuit parameters is illustrated in Fig. 5 , where Rdc=1 , La=20 mH, and Ldc=100mH. Fig. 5a shows that the DC fault current is related to the initial current and the clearing time of the DC fault. A larger DC fault current value means that more inductive energy will be transformed into electric field energy, which in turn inevitably extends the DC fault time. Fig. 5b shows that the DC fault current is related to the total DC voltage (negative) and clearing time of the DC fault. A larger DC voltage (negative) value means that more inductive energy will be fed into the AC side, which in turn removes the DC fault more quickly. 
IV. SIMULATION ANALYSIS
This section presents the DC fault characteristic simulation results obtained by different fault isolation schemes. All simulation models are constructed in PSCAD/EMTDC. Fig. 6 illustrates the structure of these models. For the proposed fault isolation scheme, two different reconfiguration (cases) of bypass LCC are applied. In case 1, the additional thyristors are augmented to each HBSM in both the positive and negative pole stations. In case 2, the bypass LCC is only reconstructed in the positive pole station. The parameters of the simulation model are listed in Table I . During the normal operation, the rectifier and inverter stations are controlled by constant DC voltage and constant reactive power, respectively. Meanwhile, the bypass LCC is controlled by the constant DC current after it is triggered. The bypass LCC is completely expelled during normal operations. A pole-topole DC fault is applied to show the fault ride-through capability of the proposed isolation scheme. Figs. 7a and 7b illustrate the DC fault current and voltage of the proposed topology in different branches. The bypass-LCC-based DC fault isolation scheme can eliminate the DC fault within 16 ms, and the fault current peak is only three times larger than the rated current. Moreover, when the bypass LCC is put into operation, the MMC is expelled completely, thereby preventing damage to the MMC from the DC fault current.
A pole-to-pole DC fault located 5, 25, and 100 km away from the rectifier station is simulated at t = 2 s. The fault transition resistance is set to 1 . Figs. 8a and 8b illustrate the DC fault voltages and currents of the bypass LCC at the station at t = 2 s when positive and negative converter stations are reconstructed (case 1). Meanwhile, Figs. 8c and 8d illustrate the DC fault current and voltage when only the positive converter stations are reconstructed (case 2). The hybrid switch is activated for the same DC fault scenario and sequence. The DC fault current peak in case 2 (2.8 pu) is greater than that in case 1 (3.8 pu), whereas the DC fault duration in case 2 (36 ms) is longer than that in case 1 (14 ms).
Figs. 9a and 9b illustrate the current that passes through the hybrid switch and its internal current, respectively. The current attenuation process of LVCS is divided into branches 1 to 3 as shown in Fig. 9a . The fault current peak of LVCS is about 3.2 kA, which is 1.5 times larger than the rated current. The whole attenuation time is about 2 ms. Fig. 9b 
V. CONCLUSIONS
In this paper, the bypass-LCC-based DC fault isolation scheme was proposed for bipolar MMC-HVDC. The bypass LCC output inverse voltage for eliminating the DC fault and MCC can be expelled completely during a DC fault to protect the submodule MMC. The simulation results show that the proposed topology can effectively restrict the fault current peak and rapidly eliminate the DC pole-to-pole fault. The proposed topological structure provides a valuable technology for eliminating bipolar fault in long-distance and bulk-capacity power overhead transmission.
